

REMARKS

This Amendment seeks to place this application in condition for allowance. All of the Examiner's rejections have been addressed. The specification has been amended to correct for minor informalities. The claims have been amended to correct for minor informalities, improve clarity, and improve antecedence. New dependent claims 24-49 have been added to more fully protect Applicant's invention. No new matter has been added.

OFFICE ACTION

In the Office Action mailed April 1, 2002 (hereinafter, the "OFFICE ACTION"), independent claims 1, 10 and 23, along with certain claims which depend therefrom were rejected as being obvious over U.S. Patent 4,977,498 to Rastegar et al., (hereinafter, "Rastegar") in view of Applicant's own disclosure (i.e., certain comments contained in the specification, hereinafter referred to as "Applicant's disclosure", see OFFICE ACTION, starting on Page 3).

In addition, independent claim 19 and claims which depend therefrom, as well as dependent claim 13 (which depends from independent claim 10) were rejected as being obvious over Rastegar in view of Applicant's disclosure and further in view of the presentation given by Poulton J. i.e., titled *Signaling in High Performance Memory Systems*, which was given at the IEEE Solid State Circuits Conferences in February of 1999 (hereinafter, "Poulton"). Applicants submit that none of the pending claims are obvious in

view of the cited combinations of Rastegar, Applicant's disclosure and Poulton.

It should be noted that, although not separately addressed herein, dependent claims 2-9, 11-18, 20-22, and 24 incorporate limitations that present patentable subject matter in their own right. In short, these limitations are also not obvious in view of the matter cited in the aforementioned rejections. However, in an attempt to present a more concise response to the OFFICE ACTION, only certain limitations or elements of independent claims 1, 10, 19 and 23 are discussed below. No inference or conclusion of any kind should be drawn from the absence of comments pertaining to other limitations or elements, whether those limitations or elements are contained in independent or dependent claims.

Finally, it is not clear what is meant by what appears to be the Examiner's characterization of Applicant's invention(s) (e.g., OFFICE ACTION, page 4, paragraph 3:

Indeed, the Applicants' invention does not appear to be placement of buffers and plural memory devices on a memory module (since such is shown in their prior art figures and discussed in their specification as APA) but rather the use of PTP links to connect memory modules to a memory controller, an arrangement clearly taught by Rastegar.

Applicants note that other characterizations appear in the OFFICE ACTION (e.g., pages 3-8 of the OFFICE ACTION) and believe these characterizations may be misconstrued. No inference or conclusion should be drawn that Applicants agree, in any way, with the Examiner's characterization(s). Indeed, no inference or

conclusion of any kind should be drawn from the absence of Applicants' comment(s) pertaining to any of the Examiner's characterization(s).

Claims 1, 10, and 23 Are Not Obvious

Applicants submit that claims 1, 10, and 23 (in their amended or pre-amended form) are not obvious.

Applicants acknowledge the Examiners remark on page 4 of the OFFICE ACTION, i.e.,

Rastegar does not teach that his memory modules include the claimed buffer and plural memory devices, but would have been obvious to the skilled artisan at the time of the invention to include a buffer and plural memory devices on each of Rastegar's memory modules since such devices were well known at the time of the invention as evidenced by the APA and since using the buffers in the memory modules provides a standard interface for the controller to communicate with, simplifying the controller's duties and providing enhanced control of the memory devices on the module as well-known in the art at the time.

Applicants respectfully disagree and submit that claim 1 is not rendered obvious by the combination of Rastegar and Applicant's disclosure.

It should be noted that Rastegar, to the extent understood, is unclear as to how modules 13 connect to the remainder of the memory system shown in Fig. 1. of Rastegar. In this regard, Rastegar states (emphasis added), "The memory system is also coupled, by a point to point bus arrangement, to multiple central processing



units (hereinafter, CPU's)... The memory controller is coupled, by a point to point bus arrangement, to I/O devices or other memory systems." (col. 1, lines 42-51), and "bus 16" (col. 4, lines 7-8).

Notwithstanding the foregoing, applicants submit that it is non-obvious, (and counter intuitive) to include, for example, a buffer device i.e., incorporated between memory devices¹ on module 13 and the memory control box 13 ("MCB 13", Fig 1. of Rastegar). Rastegar teaches away from the concept of the buffer device, as is recited in the pending claims. In the memory system shown in Rastegar, employing point-to-point links² (to couple memory devices disposed on module 13 to MCB 13) would obviate motivation one skilled in the art would have to interpose buffer devices between module 13 and MCB 13, (i.e., such as reducing the capacitive loading which limits memory system bandwidth in a bus based memory system). For example, see page 5, lines 13-15 of the specification:

The load capacitances connected to multiple points along the length of the signal line may degrade signaling performance. As more load capacitances are introduced

¹ Rastegar, to the extent understood, discloses no memory devices at all with the exception that such memory devices may be inherent on module 13, (Fig. 1 of Rastegar, see also col. 3, line 63, to col. 4, line 8). In addition, very little to no substantive detail of modules 13 are provided in Rastegar.

² Because, in the OFFICE ACTION, the examiner characterizes Rastegar as disclosing "point to point links", for brevity, Applicants herein make a hypothetical presumption that Rastegar discloses "point to point links" despite the fact that Rastegar also characterizes the connection between MCB 11 and modules 13 as "bus 16" - see col. 4, lines 7-8 of Rastegar i.e., "A bus 16 couples each of the memory modules 13 to the MCB 11". No inference or conclusion should be drawn that applicants agree that Rastegar discloses "point to point links".



along the signal line of the bus, signal settling time correspondingly decreases reducing the bandwidth of the memory system.

Thus for at least these reasons, claims 1, 10 and 23 (or the claims which depend therefrom) are not rendered obvious by the cited combination of Rastegar and Applicant's disclosure.

Claim 19 is Not Rendered Obvious by the Cited Matter

Applicants submit that claim 19 (in its amended or pre-amended form) is not obvious. Claim 19 was rejected as being obvious in view of the cited combinations of Rastegar, Applicant's disclosure and Poulton. Applicants respectfully disagree.

For reasons similar to the above with respect to claims 1, 10, and 23, applicants submit that claim 19 is not obvious in view of Rastegar, and Applicant's disclosure. With regard to the Examiner's reference to slide 57 of Poulton (page 7 of the OFFICE ACTION), there is no disclosure or teaching of incorporating buffer devices or repeater devices in a memory system as is recited in the pending claims. Rather, the few comments appearing on slide 57 teach away from this approach and suggest linking certain integrated circuit memory devices together (i.e., "DRAM"s captioned on slide 57 of Poulton) in various configurations, such as exclusively through the use of bi-directional serial links (i.e., here each DRAM includes 2 sets of differential input terminals and 2 sets of differential output terminals).

Thus, at least for the aforementioned reasons, claim 19 (or the claims which depend therefrom) is not obvious in view of the

cited combinations of Rastegar, Applicant's disclosure and Poulton, since none of these, singly or in combination suggest, at the very least, the buffer device or the repeater device as they are portrayed in claim 19.

Information Disclosure Statement


Applicants have submitted concurrently herewith (via U.S. first class mail), an Information Disclosure Statement ("IDS"), and citation Form PTO/SB/08A along with a copies of the three (3) documents referenced therein. It is respectfully requested that the Examiner make his consideration of the IDS formally of record with the next Action. A copy of the IDS is attached hereto.

Conclusion

Applicants request reconsideration of the instant application in view of the foregoing remarks. Applicants submit that the pending claims present patentable subject matter. Accordingly, allowance of all of the claims is respectfully requested.

Respectfully submitted,

Date: May 10, 2002



Jose G. Moniz
Reg No. 50,192

Rambus Inc.
4440 El Camino Real
Los Altos, CA 94022
650-947-5336

a

ABSTRACT OF THE DISCLOSURE

A memory system architecture/interconnect topology that includes at least one point-to-point link between a master, and at least one memory subsystem. The memory subsystem includes a buffer
5 device coupled to a plurality of memory devices. The memory system may be upgraded through dedicated point-to-point links and corresponding memory subsystems. The master communicates to the plurality of memory devices in each memory subsystem through the respective buffer device via each point-to-point link.



Exhibit A -- Version with Markings to Show Changes Made

1 1. (Amended) A memory system comprising:

2 a memory controller having an interface that includes a
3 plurality of memory subsystem ports [including a first memory
4 subsystem port];

5 a first memory subsystem including:

6 a buffer device having a first port and a second port,
7 and

8 a plurality of memory devices coupled to the buffer device
9 via the second port, wherein data is transferred between at
10 least one memory device of the plurality of memory devices and
11 the memory controller via the buffer device;

12 and

13 a plurality of point-to-point links, each point-to-point link
14 of the plurality of point-to-point links having a connection to a
15 respective memory subsystem port of the plurality of memory
16 subsystem ports, the plurality of point-to-point links including a
17 first point-to-point link [connecting] to connect the first port to
18 a first memory subsystem port of the plurality of memory subsystem
19 ports [to transfer data between the plurality of memory devices and
20 the memory controller].

1 2. (Amended) The memory system of claim 1 further including:

2 a plurality of connectors, wherein each connector of the
3 plurality of connectors is connected to a [connection to a]
4 respective point-to-point link of the plurality of point-to-point
5 links; and

6 a plurality of memory subsystems, and wherein each memory
7 subsystem of the plurality of memory subsystems includes[including]:

8 a buffer device having a first port and a second port,
9 wherein the first port is coupled to a respective connector of
10 the plurality of connectors[,] and

11 a plurality of memory devices coupled to the buffer
12 device via the second port.

1 3. (Amended) The memory system of claim 2 further including a
2 plurality of substrates wherein each memory subsystem of the
3 plurality of memory subsystems is disposed on a respective substrate
4 of the plurality of substrates.

1 4. (Amended) The memory system of claim 1 wherein [each of] the
2 plurality of point-to-point links, first memory subsystem, and
3 memory controller are disposed on [include] a common substrate.

1 5. (Amended) The memory system of claim 1 wherein the first
2 memory subsystem further includes a plurality of channels and a
3 plurality of memory device select lines connected between the
4 plurality of memory devices and the second port.

1 6. The memory system of claim 5 wherein each channel includes
2 a plurality of terminated signal lines.

1 7. (Amended) The memory system of claim 1 wherein the buffer
2 device of the first memory subsystem further includes [at least one
3 selected from the group consisting of a cache, a clock generator,
4 and] a clock alignment circuit to generate an internal synchronizing
5 clock signal having a predetermined timing relationship with a
6 reference clock signal.

1 8. (Amended) The memory system of claim 1 further including
2 a plurality of sideband signals coupled between the plurality of
3 memory devices of the first memory subsystem and the memory
4 controller [device].

1 9. (Amended) The memory system of claim 1 further including
2 a plurality of sideband signals coupled between the plurality of
3 buffer devices and the memory controller [device].

4 10. (Amended) A memory system comprising:
5 a controller device;
6 a first buffer device having a first interface and a second
7 interface;
8 a second buffer device having a first interface and a second
9 interface;
10 a first point-to-point link having a first connection to the
11 controller device and a second connection to the first interface of
12 the first buffer device;
13 a first [channel] plurality of memory devices connected to the
14 second interface of the first buffer device;
15 [a first plurality of memory devices electrically coupled to
16 the first channel];
17 a second point-to-point link having a first connection to the
18 controller device and a second connection to the first interface of
19 the second buffer; and
20 a second [channel] plurality of memory devices connected to the
21 second interface of the second buffer device[; and
22 a second plurality of memory devices electrically coupled to
23 the second channel].

1 11. (Amended) The memory system of claim 10, wherein the first
2 buffer device [, first channel] and first plurality of memory
3 devices are disposed on a first substrate, and the second buffer
4 device [, second channel,] and second plurality of memory devices
5 are disposed on a second substrate.

1 12. (Amended) The memory system of claim 11, further
2 including:
3 a first plurality of signal lines to connect the first
4 plurality of memory devices to the second interface of the first
5 buffer device;
6 a second plurality of signal lines to connect the second
7 plurality of memory devices to the second interface of the second
8 buffer device;

9 [a plurality of termination elements disposed on each of the
10 first and second substrate, wherein] a first plurality of
11 termination elements connected to the first plurality of signal
12 lines[are connected to the first channel,] and
13 a second plurality of termination elements connected to the
14 second plurality of signal lines[are connected to the second
15 channel].

1 13. (Amended) The memory system of claim 10, wherein the first
2 buffer device further includes a third interface, the memory system
3 further including:

4 a third buffer device having a first interface and a second
5 interface;

6 a third point-to-point link having a first connection to the
7 third interface and a second connection to the first interface of
8 the third buffer device; and

9 a third plurality of memory devices [channel] connected to the
10 second interface of the third buffer device[; and

11 a third plurality of memory devices electrically coupled to the
12 third channel].

1 15. (Amended) The memory system of claim 10 further including:

2 a first channel to connect the first plurality of memory
3 devices to the second interface of the first buffer device;

4 a second channel to connect the second plurality of memory
5 devices to the second interface of the second buffer device;

6 a third channel connected to the second interface of the first
7 buffer device;

8 a third plurality of memory devices electrically coupled to the
9 third channel;

10 a fourth channel connected to the second interface of the
11 second buffer device; and

12 a fourth plurality of memory devices electrically coupled to
13 the fourth channel.

1 18. (Amended) The memory system of claim 10 wherein the first
2 and second buffer devices each further include [at least one
3 selected from the group consisting of a cache, a clock generator
4 and] a clock alignment circuit to generate an internal synchronizing
5 clock signal having a predetermined timing relationship with a
6 reference clock signal.

1 20. (Amended) The memory system of claim 19, wherein each
2 buffer device of the first and second plurality of buffer devices
3 and corresponding plurality of memory devices are each disposed on
4 [a] one of a plurality of respective module substrates.

1 21. (Amended) The memory system of claim 19 further including
2 a third point-to-point link having an end connected to the
3 controller device and a fourth point-to-point link having an end
4 connected to the controller device.

5 22. (Amended) The memory system of claim 19 wherein each
6 buffer device of the first and second plurality of buffer devices
7 each further include [at least one selected from the group
8 consisting of a cache, a clock generator, and] a clock alignment
9 circuit to generate an internal synchronizing clock signal having
10 a predetermined timing relationship with a reference clock signal.

1 23. (Amended) A memory system comprising:
2 a controller device having an interface;
3 a first connector, second connector, and third connector;
4 a first point-to-point link having a first connection to the
5 interface and a second connection to the first connector;
6 a second point-to-point link having a first connection to the
7 interface and a second connection to the second connector;
8 a third point-to-point link having a first connection to the
9 interface and a second connection to the third connector; and
10 a first memory subsystem including:
11 a buffer device [having a having a first interface]

12 connected to the first connector[, and a second interface]; and
13 a plurality of memory devices connected to the [second
14 interface]buffer device, wherein at least one memory device of
15 the plurality of memory devices transfer data to the controller
16 device via the buffer device.

1 24. (Amended) The memory system of claim 23 wherein the
2 second and third connectors support coupling to respective second
3 and third memory subsystems.